

FIG. 1B

09610793-070500

05610798.070600




FIG. 2




Fig. 3

The diagram illustrates the packet classification process flow, showing the interaction between memory, packet headers, and classification tables.

**Memory:** A vertical line represents memory. It contains three main components:

- PKT HDR ACCESS:** A bracketed section on the left. It points to a box labeled "NEXT PKT DMA ADDR" and a horizontal line labeled "BASE IP HDR, SRC/DST PORT, PROTO, SPI".
- HASH TABLE ACCESS:** A bracketed section on the left. It points to a table labeled "INDEX" and a horizontal line labeled "CLASSIFICATION ENTRY".
- CLASSIFICATION ENTRY ACCESS:** A bracketed section on the left. It points to a box labeled "HASH" and a box labeled "=".

**Classification Table:** A table with four columns and four rows. The first three columns are labeled "INDEX" and the fourth column is labeled "HASH". The rows are labeled "0", "1", "2", and "H".

**Flow:**

- The "BASE IP HDR, SRC/DST PORT, PROTO, SPI" line feeds into the "HASH" box.
- The "CLASSIFICATION ENTRY" line feeds into the "=" box.
- The "HASH" box and the "=" box both feed into the "MATCH" output.

FIG. 4




FIG. 5

**Abstract**




FIG. 6A

000070"06407060




FIG. 6B



The flowchart illustrates the IPsec Header Stream Processing (HSP) architecture. It begins with a **TO MEMORY CTRLR** (To Memory Controller) on the left, which provides input to the **QUAD REQUEST REFILL ENGINE** and the **QUAD HEADER BUFFER**. The **QUAD REQUEST REFILL ENGINE** also receives input from a **RANDOM NUMBER GENERATOR** and outputs **WB STATS** (Write Back Statistics) to the **TO MEMORY CTRLR**. The engine feeds into two caches: the **SATC-CL CACHE** (Security Association Table - Core Local) and the **SATC-AUX CACHE** (Security Association Table - Auxiliary). Both caches output to **HASH** blocks, which then feed into **ENTRY #0** through **ENTRY #255** tables. The **QUAD HEADER BUFFER** outputs to the **HEADER STREAM BUFFER** and the **IPsec HEADER & TRAILER PROCESSING** block. The **HEADER STREAM BUFFER** also feeds into the **IPsec HEADER & TRAILER PROCESSING** block. The **ENTRY #0** through **ENTRY #255** tables output to the **MATCHING SAdB / AUX DATA ENTRY** block. This block outputs **ESP/AH/NONE TUNNEL/ADJ** (Security Protocol/Authentication Header/None Tunnel/Adjust) to the **IPsec HEADER & TRAILER PROCESSING** block and **UPDT STATS** (Update Statistics) to the **QUAD REQUEST REFILL ENGINE**. The **IPsec HEADER & TRAILER PROCESSING** block outputs **NEW HDR** (New Header) to the **TO MEMORY CTRLR** and **CHECK/UPDT SEQ. NO.** (Check/Update Sequence Number) to the **MATCHING SAdB / AUX DATA ENTRY** block. The **MATCHING SAdB / AUX DATA ENTRY** block also outputs **TO & FROM CRYPTO ENGINES** (To and From Crypto Engines) to the **IPsec HEADER & TRAILER PROCESSING** block.

FIG. 7